

Differential LVDS input from COT



Details of LVDS Receiver

Figure 3. Stratix High-Speed Interface Deservalized in ×10 Mode



Notes to Figure 3:

- (1) W = 1, 2, 4, 8, or 10.
 - J = 4, 8, or 10.

W does not have to equal J. When J = 1 or 2, the descrializer is bypassed. When J = 2, the device uses DDRIO registers.

(2) This figure does not show additional circuitry for clock or data manipulation.

Figure 4. Receiver Timing Diagram






Figure 27. Stratix Fast PLL Block Diagram



Notes to Figure 27:


- For high-speed differential I/O mode, the high-speed PLL clock feeds the serializer/deserializer (SERDES). Stratix
 devices only support one rate of data transfer per fast PLL in high-speed differential I/O mode.
- High-speed differential I/O SERDES control signal.


Figure 2. Stratix Enhanced PLL



(X11) Notes to Figure 2:

- (1) External feedback is available in PLLs 5 and 6.
- (2) This external output is available from the g0 counter for PLLs 11 and 12.
- These four counters and external outputs are available in PLLs 5 and 6.





SIMILAR SUCCESSFUL DESIGNS COMPLETED AT THE UNIVERSITY OF CHICAGO

All are 9U VME and have a VME interface (currently in use in CDF) All include Altera FPGAS and required the same design tools

 BOARI)
---------------------------	---

QUANTITY

Prefred

• 10

• Dirac

• 100

• Crate Sum

• 16

• Track Fitter

• 16

• Hit Finder

• 50

• Flash ADC

• 4

Ghost Buster

• 4